Replica bit-line technique for embedded multilevel gain-cell DRAM
An 8 kilobit gain cell based embedded DRAM was designed in UMC 90 nm process storing 2 bits per cell. A replica technique was develop to dynamically track process, voltage and temperature variations and generate control signals for reliable operation.
